I get Utilization exceeds 100% what should be the maximum area in config.json
m
I get Utilization exceeds 100% what should be the maximum area in config.json
INFO GPL-0002] DBU: 1000 [INFO GPL-0003] SiteSize: 460 2720 [INFO GPL-0004] CoreAreaLxLy: 5520 10880 [INFO GPL-0005] CoreAreaUxUy: 3794080 2747200 [INFO GPL-0006] NumInstances: 2342523 [INFO GPL-0007] NumPlaceInstances: 2192335 [INFO GPL-0008] NumFixedInstances: 150188 [INFO GPL-0009] NumDummyInstances: 0 [INFO GPL-0010] NumNets: 2192713 [INFO GPL-0011] NumPins: 6742083 [INFO GPL-0012] DieAreaLxLy: 0 0 [INFO GPL-0013] DieAreaUxUy: 3800000 2760000 [INFO GPL-0014] CoreAreaLxLy: 5520 10880 [INFO GPL-0015] CoreAreaUxUy: 3794080 2747200 [INFO GPL-0016] CoreArea: 10366712499200 [INFO GPL-0017] NonPlaceInstsArea: 192950054400 [INFO GPL-0018] PlaceInstsArea: 23539650140800 [INFO GPL-0019] Util(%): 231.38 [INFO GPL-0020] StdInstsArea: 23539650140800 [INFO GPL-0021] MacroInstsArea: 0 [ERROR GPL-0301] Utilization exceeds 100%. Error: gpl.tcl, 71 GPL-0301
"DIE_AREA": "0 0 3800 2760", in config.json
v
share complete config.json what you used
m
config.json
The utilization is Util(%): 231.38
v
what is the register size you're using? Maybe converting those register into hard macros will resolve the issue
m
where can I find the register size, is it during synthesis
v
In verilog file *_register.v Check DFF count synthesis report
m
It has mapped 208 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells. 208 DFF and mapped 27801 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells
v
if it is open design mean, raise a github issue with test case
m
It has generated the issue reproducible where should that be uploaded
v
do you have any
Copy code
reg [63:0] Memory[0:127];
such declarations in verilog code?
m
I have them as registers There are many registers [31:0] but no memories
v
m
Thanks