For klayout LVS, how do you handle verilog source netlists? Or a combination of verilog and spice netlists?

If the verilog netlist is flat, one option is to read in the verilog and the master CDL into OpenROAD and then write out the CDL which should be usable by KLayout.