error_dc_reram.PNG
# reram
m
error_dc_reram.PNG
s
Tim Edwards Mitch Bailey, I am also getting the same error i.e dc simulation is failing with ReRam device, can you check the above error.
m
Sorry, I have very limited experience with spice simulations.
m
Stefan Schippers, can anyone help us with this?
Stefan Schippers Mitch Bailey Tim Edwards, also do we need to perform FORMING as a set up before using the device for set/reset. In one of your previous posts you've mentioned that FORMING may not be necessary for SPICE simulations. can you please throw light on how we should go about and carry out the simulations with ReRAM?
a
Firstly, I don’t think you can do proper DC measurements with the RRAM, since it’s defined as an inherently time-dependent component
I’d recommend only using the RRAM models for transient simulations, and replacing the model with a resistor for DC
Your “A” wire might also have some problem with it. Why is it showing up red?
m
Thank you Akash Levy for your clarification on DC simulation. And I don't think there is a problem with my wiring. I am attaching a screenshot for your reference.
error_reram.PNG
Akash Levy, could you please answer my previous question which was related to forming. Is forming really necessary for simulations, is that why we are giving a pulse input with sufficient pulse width for it to form the conductive filament. Suppose if forming is not required atleast in simulations we can set and reset the ReRAM device at anytime we want with a minimum voltage. If yes, please make a comment about pulse widths of BL, WL and SL.
herewith I am also attaching a simulated result that could provide more insights
a
No FORMing isn’t necessary for simulations as far as I know (but will be required for actual chip). The simulation above appears to be showing SET/RESET behavior in the transient results ^ Your previous screenshot is not doing transient simulation, it’s doing DC
I don’t know what the exact amplitudes and pulse widths of BL/WL/SL need to be for the simulations. You should trial and error this yourself. BL/SL will likely be in 0.8 V - 1.5 V and WL will need to be above threshold voltage of select transistor
Make sure you understand the difference between DC and transient simulation: https://techweb.rohm.com/know-how/simulation/7916/
m
thank you Akash Levy
👍 1