https://open-source-silicon.dev logo
Join Slack
Powered by
What all files do i need to generate out of openla...
# caravel
a
What all files do i need to generate out of openlane and submit here in caravel
v
No ... Follow instructions in caravel_user_project and submit it
a
Okay Thanks
I just wanted to confirm the steps from what I understood from the documentations and videos
We have to first integrate our project that is an ANN based project by instantiating in the user_project_wrapper and connecting it to wishbone and IO ports.
Then we have to run physical implementation using the Openlane folder present inside the caravel?
what is to be done next ?
I am very new to it so apologies for the basic questions.
This is the playlist i am following
v
yes @Ananya Mishra follow the steps, once user_project_wrapper gdsii generated, submit it to MPW shuttle here https://platform.efabless.com/projects/shuttle/21 by following instruction
a
Okay Thank You so much @Vijayan Krishnan
just one last thing. Do we have to do RTL verification using cocotb as well ?
I have done simulation testing using verilog testbenches and it working fine I hope its not necessary for submission?
v
as much as you verify, your IC work percentage increase...
a
the GPIO settings in the user_defines.v file are either set to GPIO_MODE_USER_STD_OUTPUT if its an output but what need to be done to declare it as input signal that's needs to be provided to it
v
no idea on that. Check with Matt Venn. There was video on that, how to define
a
Right now I have used GPIO_MODE_USER_STD_INPUT*
2 Views
Open in Slack
PreviousNext
Powered by