Hi! does anyone know why could this timestep be failing ?

I will post my git fork with solution asap

This is a known problem for the reram cell. Convergence problems occur if the reram BE terminal is not at GND. A solution in the verilog-A code is being worked on.