Hi I was wondering if theres a variable to disable logic optimization of certain modules during synthesis. Similar to what "KEEP" does in vivado