I have a noob question, is it necessary to add the power pins to each and every verilog modules or just the top module which is instantiated at the the user_project_wrapper ?

no you don't. The idea is to make the RTL compatible with gate level netlist that includes the power ports

alright, thanks @Matt Venn