open-source-silicon.dev

<https://github.com/The-OpenROAD-Project/OpenLane/issues/2042|#2042 Issue in PL resizer>
Issue created by <https://github.com/KanishR1|KanishR1>
*Description*

I have created a custom riscv processor and trying to use sky130 ram macro. While doing the normal openlane flow i am getting an error, in placement. I have attached the image here. Even after changing the MAX_TRANSITION time switch in config.json as 0.5ns, it is not getting updated. I have also attached the issue reproducible.  
<https://user-images.githubusercontent.com/88330171/282254914-bd7dd72b-c5e8-4258-93cf-55dd6146ecf8.png|image>  
<https://github.com/The-OpenROAD-Project/OpenLane/files/13326025/RUN_2023.11.10_19.50.23.zip|RUN_2023.11.10_19.50.23.zip>

*Proposal*

_No response_
<https://github.com/The-OpenROAD-Project/OpenLane|The-OpenROAD-Project/OpenLane>

<https://github.com/The-OpenROAD-Project/OpenLane/issues/2042|#2042 Issue in PL resizer>
Issue closed as not planned by <https://github.com/donn|donn>
<https://github.com/The-OpenROAD-Project/OpenLane|The-OpenROAD-Project/OpenLane>