open-source-silicon.dev

<https://github.com/The-OpenROAD-Project/OpenLane/issues/2032|#2032 `CURRENT_ODB is unset` when follow `Designing a chip with an OpenRAM (sky130)`>
Issue created by <https://github.com/PeterBorisenko|PeterBorisenko>
*Description*

Following a tutorial I got an error in interactive mode. Any step of a tutorial which requires an interactive mode do not work.

*Expected Behavior*

On the command

```
or_gui
```

The openroad GUI must be opened

*Environment report*

```
open_pdks dd7771c384ed36b91a25e9f8b314355fc26561be
WARNING: issue-survey appears to be running inside the OpenLane
container.

This makes it difficult to rule out issues with your
environment.

Unless instructed specifically to do so, please run this command
outside the OpenLane container.
---

Kernel: Linux v6.2.0-33-generic
Distribution: centos 7
Python: v3.6.8 (OK)
OpenLane Git Version: 6ab36bf20edfd4d111b7a59b21f4050622a03f5a
pip: INSTALLED
python-venv: INSTALLED
---
PDK Version Verification Status: OK
---
Git Log (Last 3 Commits)

6ab36bf2 2023-10-26T15:03:27+03:00 Update Yosys (#2027) - Kareem Farid -  (HEAD -&gt; master, tag: 2023.10.27, origin/master, origin/HEAD)
32e7a56b 2023-10-26T15:01:04+03:00 Update OpenROAD (#2028) - Kareem Farid -  ()
dc5af982 2023-10-20T14:26:03+03:00 ci: fix issue with pip package (#2022) - Vitor Bandeira -  (tag: 2023.10.21)
---
Git Remotes

origin	<https://github.com/The-OpenROAD-Project/OpenLane> (fetch)
origin	<https://github.com/The-OpenROAD-Project/OpenLane> (push)
```

*Reproduction material*

All reproduction material is according to the fresh installation of a OpenLANE

*Relevant log output*

```
OpenLane Container (6ab36bf):/openlane$ ./flow.tcl -design ./designs/ci/test_sram_macro -tag floorplan_v2 -overwrite -interactive
OpenLane 6ab36bf20edfd4d111b7a59b21f4050622a03f5a
All rights reserved. (c) 2020-2022 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.

[INFO]: Using configuration in 'designs/ci/test_sram_macro/config.json'...
[INFO]: PDK Root: /home/peter/.volare
[INFO]: Process Design Kit: sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Optimization Standard Cell Library: sky130_fd_sc_hd
[INFO]: Run Directory: /openlane/designs/ci/test_sram_macro/runs/floorplan_v2
[INFO]: Removing existing /openlane/designs/ci/test_sram_macro/runs/floorplan_v2...
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
% package require openlane
0.9
% set_def designs/ci/test_sram_macro/runs/floorplan_v2/results/floorplan/test_sram_macro.def
% or_gui
[ERROR]: CURRENT_ODB is unset.

% ^C
```
<https://github.com/The-OpenROAD-Project/OpenLane|The-OpenROAD-Project/OpenLane>