Harald Pretl
10/23/2023, 6:18 PMngspice
. For this he has prepared an example of a 3b Verilog counter tied to a 3b R-2R DAC (just to have a super simple example). Graphing in xschem
is included as well. We will give you all files after the Chipathon meeting.