Hello the verilog code what ever I successfully simulated in cadence eda tool but the same code while I am running in openlane it is showing the errors.

@Palavalasa Manikanta Varaprasad Can you post your verilog or a link to it?

Undeclared port list as per error message