Hi all, Can someone guide me on how to simulate gate level verilog code generated by openlane to check functionality using a testbench

Hi Anki,

Thank you @Matt Venn. Can you please suggest me on how to do post synthesis simulations to verify output and how to change the above files to work for my specific design