Hai all, Herewith I have attached the screenshots of LUT4AB tile running flow and .JSON which is used for eFPGA. Kindly suggest your ideas with me to rectify setup violation. Advance thanks.

share the relevant log file reference

for your kind reference.

check the resizer stage has any violations.