Hello, I was testing the Pcells from the gf180 lib...
# ieee-sscs-dc-23
s
Hello, I was testing the Pcells from the gf180 library in klayout and I got 9 DRC errors, 4 of them are problems with the minimum metal area wich is understandable, 2 for the distance between contact and poly2, 2 for overlap of contact in NCOMP, and one of distance between metals. The transistor that is in the picture is W=0.44 um and L = 0.28 um, I have tried modifying the size but the problem still remains. Does anyone know how can I fix this error in the generation? or since this problems are easily fixed should I simply fix them everytime I instance a Pcell?
m
@Amro Tork Do you have any insights?
a
@Mitch Bailey We will take a look
👍 2
@Farag Elsayed Could we please check this?
@Sebastian Sanchez could you please create a ticket on github efabless if possible: https://github.com/efabless/globalfoundries-pdk-libs-gf180mcu_fd_pr
f
@Sebastian Sanchez Did you use latest version of Pcells ? From efabless repo
a
@donn and @Tim Edwards Could you please make sure to update the PDK build for GF180MCU?
s
@Farag Elsayed I am using the latest version of the pdk that I could install from Tools> Manage packages
f
@Sebastian Sanchez I think this is an old version for PCells. You could replace
klayout/pymacros/
directory in your PDK with one in efabless repo.
s
@Farag Elsayed ok, I will try that and update as soon as I can
1
a
@Sebastian Sanchez Please don't use that version as it's not keeping up with all the updates that we are making.
s
I did as @Farag Elsayed said and it works as intended, thank you very much to all of you :)
a
Anytime @Sebastian Sanchez