Hi All ....Any idea regarding this issue while RTL...
# openram
s
Hi All ....Any idea regarding this issue while RTL simulation in caravel integration
m
This is not an openram memory signal.