open-source-silicon.dev

<https://github.com/The-OpenROAD-Project/OpenLane/issues/1848|#1848 Routing congestion to high in user_project_wrapper>
Issue created by <https://github.com/CristopherA96|CristopherA96>
Hi, I've posted on caravel user project repository, but no feedback about this was received.

*Description*

I have the next issue about Routing congestion to high. Check the congestion heatmap in the GUI.  
I am working on adding an OpenFPGA.

This is the issue_reproducible.zip.

<https://github.com/efabless/caravel_user_project/files/11628281/issue_reproducible.zip|issue_reproducible.zip>

The log file says that pins are outside die area, but we have increase the DIE_AREA and still says that.

I was trying by changing some variables in order to remove this congestion:

FP_CORE_UTIL from 50 to 40.  
PL_TARGET_DENSITY from 0.55 to 0.45.  
SYNTH_STRATEGY from AREA 0 to DELAY 1

As this issue <https://github.com/The-OpenROAD-Project/OpenLane/issues/955|#955> in OpenLane say.

*Setup*

I am working on a machine with next specs:

Linux Mint OS  
RAM 32GB
<https://github.com/The-OpenROAD-Project/OpenLane|The-OpenROAD-Project/OpenLane>

<https://github.com/The-OpenROAD-Project/OpenLane/issues/1848|#1848 Routing congestion to high in user_project_wrapper>
Issue closed as completed by <https://github.com/CristopherA96|CristopherA96>
<https://github.com/The-OpenROAD-Project/OpenLane|The-OpenROAD-Project/OpenLane>