<#1821 OpenLane flow fails with OpenFPGA design> I...
# openlane-development
g
#1821 OpenLane flow fails with OpenFPGA design Issue created by CristopherA96 Description Working with files generated by OpenFPGA, I am trying to get the top module which contains instances of each tile. I am having the next issues, different versions were use, because with one of them worked but now both crash. Error with tag 5880f35 This error

error_58

Not
issue_reproducible
directory is generated. Doing a research about this issue, I found this one Yosys_issue_94, but it means that I need to do synthesis by using yosys externally to OpenLane flow, setting SYNTH_NO_FLAT variable to 1 or 0 it is the same. Issue with tag e3a5189 The error is shown below:

imagen

I tried setting smaller value for density as the error say, but still appears. The issue reproducible for this shown below: issue_e3a5189.zip Note: I added issue with tag e3a5189 because with that version was working but now both fail. System settings I am using: • Linux Mint OS • RAM 32-bit Thanks for your time. The-OpenROAD-Project/OpenLane