Hi.
Many academic proposals claim that hypergraph partitioning is commonly used in VLSI tools. Does OpenLane flow have sections that do hypergraph partitioning? If so which parts of the code should I look for to find relevant sections?
I really appreciate any help you can provide.