https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Kunal

05/01/2023, 3:19 PM
<!channel> ALIGN Open-Source Tool for Analog Circuit Layout Synthesis: Hands-on Lab-based Training Webinar If you're a circuit designer looking for a more efficient way to synthesize analog circuit layouts, then you won't want to miss this free webinar on the ALIGN open-source tool. Developed by a team of academics and industry professionals, ALIGN is an automatic layout generator that can translate an unannotated SPICE netlist into a GDSII layout in just 24 hours. In this webinar, we'll be discussing how the ALIGN tool works and how it can be used to synthesize the layout for a 4-bit asynchronous up counter. This mixed-signal circuit is designed using xschem and Ngspice tools and features T flip-flops, a ring oscillator, an ADC, and a DAC. The webinar will cover a range of topics related to the ALIGN project, including design specifications, an introduction to ALIGN, installation of ALIGN prerequisites, ALIGN installation, ALIGN SKY130 installation with a buffer example, and pre and post-layout analysis of a ring oscillator and ADC using ALIGN. One of the benefits of ALIGN is that it's an open-source tool, meaning that it's freely available to use and modify. This makes it an excellent resource for designers who are looking for a more customizable and efficient way to synthesize analog circuit layouts. Additionally, the ALIGN tool was jointly developed under the DARPA IDEA program by the University of Minnesota, Texas A&M University, and Intel Corporation, so you know that it's been rigorously tested and optimized for real-world use. Webinar registration from - https://forms.gle/Dh6EKHNv59Wgw1Ku9 Webinar Dates and Timings - 2nd May, 8pm to 9pm IST To enroll in this free webinar and learn more about how ALIGN can help you with your analog circuit layout synthesis, simply click on the link below. We look forward to seeing you there! Once you fill the form, you will receive meeting invitation