https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
t

Thomas Figura

04/22/2023, 4:52 PM
@Tim Edwards I was trying to run top level post extraction of my two stage amplifier placed in the caravan pad ring. When we used the wrapper symbol provided, we got weird results, when looking at the post extraction and when looking at just the schematic. We decided to remove the pad ring and preserve the distancing on our routing and the individual pads that we connected to and we got the results we expected (they closely matched our pre-layout simulation results). The first image is the schematic capture testing through the symbol, the second is the post extraction netlist and the third is the post extraction from when we did not use the wrapper symbol. I'm wondering why the plots seemed to be very weird on the first two photos compared to the last. Are we messing up somewhere in the post-extraction? We are using the updated/fixed wrapper spice file that you provided us in the past (the one with the fixed port ordering). Thanks in advance. The 4_22_23_Fingers_PostEx constains the schematic files of which analog_wrapper_tb.sch and ota_no_mirror_testing_031823_symbol. That file and folder was used for the whole pad ring. The folder 4_22_23_Fingers_PostEx_no_wrapper contains in its schematic folder the No_wrapper_tb schematic which uses the user_analog_project_wrapper symbol which is different than the given module, I just didn't rename it.
l

Larry Harris

04/24/2023, 3:55 PM
Hi Thomas, when you simulated your OpAmp without the PadRing, make sure you add an RC output load on your OpAmp to mimic the parasitic capacitance and resistance of the ESD structure. Also, a good approximation of the parasitic capacitance of a minimum width PC board trace is approximately 10pF / 2.5cm of length of trace.
Also, to prevent the external parasitic capacitance from causing stability problems with my OpAmps, I typically add a 100 ohm series resistor to the output of my OpAmp. Make sure this 100 ohm series resistor is outside the local feedback loop that is around your OpAmp.