https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
b

Bala Dhinesh

04/18/2023, 9:55 AM
Hi everyone Can someone help with this error? Where to get this file? -
sky130_sram_2kbyte_1rw1r_32x512_8.v
Thanks in advance!
m

Matthew Guthaus

04/18/2023, 10:17 AM
It looks like an OpenLane problem. The memories were not installed with the PDK?
b

Bala Dhinesh

04/18/2023, 12:27 PM
I'm not sure what's the issue. I'll try reinstalling open_pdks.
m

Matthew Guthaus

04/18/2023, 1:44 PM
There might be an option to install them? I think it was like INSTALL_SRAMS or something
b

Bala Dhinesh

04/18/2023, 1:47 PM
Oh ok. Anyways I reinstalled the entire OpenLane from this link. Now I get this error shown in the screenshot image below. It seems that the file
mgmt_core_wrapper.v
is not there in caravel repo - https://github.com/efabless/caravel/tree/main/verilog/rtl
m

Matt Venn

04/18/2023, 3:43 PM
you need to run 'make setup' that should install everything. If you are missing mgmt core wrapper then you can install that separately with this
make install_mcw
see this make target in caravel_user_project:
b

Bala Dhinesh

04/18/2023, 4:37 PM
I did git clone of caravel_user_project repo. Then I ran
make setup
command. This created a new directory called
mgmt_core_wrapper
. When I ran make of
hkspi
example I get the following error. It seems that
. vvp
file is missing. Did I miss anything? I'm quite new to OpenLane. Sorry if this is something very basic. Basically I want to do verification for a sample application and obtain the waveform.
m

Matt Venn

04/19/2023, 7:41 AM
maybe your environment variables are not setup correctly?
You might need this set: