open-source-silicon.dev

<https://github.com/The-OpenROAD-Project/OpenLane/pull/1760|#1760 Integrate `Verilator`>
Pull request opened by <https://github.com/kareefardi|kareefardi>
```
+ Add verilator check before synthesis
+ Add QUIT_ON_VERILATOR_ERRORS
+ Add QUIT_ON_VERILATOR_WARNINGS
+ Add VERILATOR_RELATIVE_INCLUDES
+ Only load verilog models for selected PDKs and warn the user about unsupported PDK
```
<https://github.com/The-OpenROAD-Project/OpenLane|The-OpenROAD-Project/OpenLane>
:white_check_mark: All checks have passed
26/26 successful checks

<https://github.com/The-OpenROAD-Project/OpenLane/pull/1760|#1760 Integrate `Verilator`>
Pull request ready for review by <https://github.com/kareefardi|kareefardi>
<https://github.com/The-OpenROAD-Project/OpenLane|The-OpenROAD-Project/OpenLane>

<https://github.com/The-OpenROAD-Project/OpenLane/pull/1760|#1760 Integrate `Verilator`>
Pull request merged by <https://github.com/kareefardi|kareefardi>
<https://github.com/The-OpenROAD-Project/OpenLane|The-OpenROAD-Project/OpenLane>