https://open-source-silicon.dev logo
Title
a

Antony Brayan Sanabria Calderón

04/13/2023, 10:25 PM
Hello everyone, I have been working on the layout of a ring oscillator whose frequency is controlled by variable capacitances, when performing LVS everything matches but when extracting parasitic I have this error message, does anyone know the reason?, I attach images of the cap_var, thanks.
l

Luis Henrique Rodovalho

04/14/2023, 10:59 AM
I don't know the answer to this problem, but try to make your vss and vdd tracks nearer the transistors, or even above it. If needed, use other metal layers also. There will be a noticeable voltage drop, as the current is relatively large. You should also use a differential oscillator, because the varactor capacitance is very non-linear. Differential mode is a bit better.
t

Tim Edwards

04/14/2023, 1:28 PM
@Antony Brayan Sanabria Calderón: There is a line in the nwell layer near the top of the varactor that makes me think that there might be cells overlapping in a way that is difficult to see. If you post or send me the layout file, I can figure out what it is. Or post a screenshot of the layout when all subcells are unexpanded.
a

Antony Brayan Sanabria Calderón

04/14/2023, 8:03 PM
Hi Tim, thanks for your help, I attach the layout files, the line you mention at the top of the varactor is a small addition of Nwell to the varactor, because when exporting to magic initially showed a DRC error related to lack of NWELL, I appreciate your help.
t

Tim Edwards

04/15/2023, 12:47 AM
@Antony Brayan Sanabria Calderón: I believe that the problem is that you did not flatten the circuit before running extraction. "extresist" still does not work well with hierarchy. So while hierarchical extraction works great for LVS and basic simulation, if you want to do a full R-C extraction, use:
load ring_oscillator
flatten ring_oscillator_flat
load ring_oscillator_flat
cellname delete ring_oscillator
cellname rename ring_oscillator_flat ring_oscillator
extract all
ext2sim labels on
ext2sim
extresist tolerance 10
extresist
ext2spice lvs
ext2spice cthresh 1
ext2spice extresist on
ext2spice
You don't want to save the flattened circuit, just use it for the full R-C extraction to get a netlist you can simulate with.
a

Antony Brayan Sanabria Calderón

04/16/2023, 6:15 PM
Hi Tim, I have tried your solution but I still get the same result in the extraction
t

Tim Edwards

04/17/2023, 10:57 AM
@Antony Brayan Sanabria Calderón: What version of magic are you using?