https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
m

milad

03/18/2023, 9:46 AM
i would appreciate if anyone could help me with this error. i tried to change core and die areas but they don't work.
INFO GPL-0030] NumBins: 16
[ERROR GPL-0304] RePlAce diverged at initial iteration. Re-run with a smaller init_density_penalty value.
Error: global_place.tcl, 49 GPL-0304
Command exited with non-zero status 1
Elapsed time: 0:00.49[h:]min:sec. CPU time: user 0.45 sys 0.03 (98%). Peak memory: 99240KB.
make[1]: *** [Makefile:411: /home/milad/EDA/openfasoc/openfasoc/generators/my-design/flow/results/sky130hd/PLL//3_3_place_gp.odb] Error 1
make[1]: Leaving directory '/home/milad/EDA/openfasoc/openfasoc/generators/my-design/flow'
[Error] Placement failed. Refer to the log file
make: *** [Makefile:11: sky130hd_pll] Error 1
v

Vijayan Krishnan

03/18/2023, 9:56 AM
Run
make global_place_issue
and it will create .tgz as issue reproducible. File github issue with test case in https://github.com/The-OpenROAD-Project/OpenROAD/issues
is that using OpenROAD-flow-scripts right?
m

milad

03/18/2023, 9:59 AM
yes
v

Vijayan Krishnan

03/18/2023, 10:00 AM
file issue with test case
m

milad

03/18/2023, 10:04 AM
(base) Milad:~/EDA/openfasoc/openfasoc/generators/my-design$ make global_place_issue
make: *** No rule to make target 'global_place_issue'.  Stop.
v

Vijayan Krishnan

03/18/2023, 10:06 AM
https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts/issues/576 check this issue. Try with variable
export HAS_IO_CONSTRAINTS = 1
m

milad

03/18/2023, 6:00 PM
thank you @Vijayan Krishnan the command already exists in the config file, and also i tried to make my design a little bigger in case the error stems from smallness of my circuit but still the problem persists
v

Vijayan Krishnan

03/19/2023, 6:09 AM
Please file GitHub issue. Check issue section how to file it