Does anyone know what kind of layer alignment tolerances to expect for the sky130 process? For our chip, the aligment between metals 4 and 5 is most important and I can't find anything about this. Based on the drc requiring a 310 nm over hang for via4, I guess its in that ballpark, but does anyone know for sure?
Linen is a search-engine friendly community platform. We offer integrations with existing Slack/Discord communities and make those conversations Google-searchable.
