<@U016ULGAUNM> (<@U0171BL8AJG>): Given that striV...
# images
t
@User (@User): Given that striVe2 has a gross failure (as in, dead as a doornail) but there are no errors evident in the design, I am currently considering all possibilities. So yes, seeing the transistor-level view of the actual chip is an excellent sanity check, even though it will only show basic structures like transistor gate/source/drain regions.