@User there are multiple ways and they trade-off different things. For example either adding to the setup time (the mux approach) or to the clock insertion delay (an and gate on the clock). An and gate on the clock can also be integrated into the clock circuitry within the flop.. usually there are some inverters to lower clock input cap already, so these can be make nand gates or similar