yeah, I see that for things like clock domain / power saving, that kind of stuff. Here I'm more looking to replicate the fine grained clock enable you usually find on FPGA logic cells.