and or-ing the external reset and the logic analyser signal
m
and or-ing the external reset and the logic analyser signal