I also don't understand what to do with point 2: Overwrite `verilog/gl/user_project_wrapper.v` with ...
m
I also don't understand what to do with point 2: Overwrite
verilog/gl/user_project_wrapper.v
with your synthesized netlist.