#255 Gate Level Simulation New issue created by mattvlsi I want to do gate level simulation with sky130_fd_sc_hd.v and primitives.v without using power nets. However iverilog can't compile sky130_fd_sc_hd.vwithout power nets because of some cells syntax error. How can I work around this? Thanks. RTimothyEdwards/open_pdks