If it is discrete, wouldn't that mean that the DRC on Layout would have to check so that the transistors are exactly the correct dimensions as one of the discrete bins?