Note that there was an unconnected tail mos gate, connected to Vbias1 just to proceed, however don't know the right biasing. Also fixed the size errors (w too large for available model bins) by setting W=1 for all mos and using 'mult' multiplier to get the desired sizing. Definitely NOT a good approach, just a temporary workaround to the pdk limitations.