i have done an xschem porting of @User mips_cpu, this shows how to use xschem to handle the structural part of a verilog description (hierarchy, instances, signals) while using behavioral/rtl code directly in the schematics. This makes the whole system self contained. Just create the netlist - Simulate - View the waveforms.