found the 'unreasonable' signal --> d_B+8 which is the circuit node at the output of the AND gate in the middle of the schematics