After synthesis the HDL blocks are replaced by the (backannotated) gate level netlist. For these designs spice full chip simulation (using some array reduction techniques) is part of the signoff checklist.