Hi @User I've noticed when running lvs on a design which includes standard cells, it appears to fail because xschem doesn't dump the standard cell sub- circuits into the netlist, which makes perfect sense since they're defined in the

.include

and not in my schematic. Do you know how I make netgen happy without manually inserting the std-cell sub-circuit definitions into the netlist for comparison?