@User, once the circuit is translated to a spice netlist there is no concept of input/output/inout pins, so all these warnings are no problem for spice. If -however- you are simulating a VHDL/Verilog design direction of ports matters a lot, and additional care is needed.