Ok, the generated tech files look good to me now (I am using "tech layers" now to expand the type-lists), but the results of the DRC engine are different: http://pdk.libresilicon.com/expander/ The Local interconnect spacing gives less results (which seem to be redundant anyway), but the Poly spacing finds more DRC errors.