It's very possible input timing on the test chip is not optimal either
a
It's very possible input timing on the test chip is not optimal either