"Coils for the power link are designed using a chartered 0.13 µm CMOS process. "
t
"Coils for the power link are designed using a chartered 0.13 µm CMOS process. "