I dont know if its related, but I am trying to use the hvl logic cells in xschem. To debug I tried flattening my design before extraction and netgen does not seem to flattening the logic cells in the schematic that it can not match because the extracted netlist is just fets. I am loading the sky130A setup file into netgen, so I really dont know whats going on