Ok, so following it backwards it looks like it's my clock that passes through a gazillion clock buffers and then through two regular buffers. This makes me suspect the clock tree synthesis