https://open-source-silicon.dev logo
#general
Title
# general
f

FatsieFS

08/13/2020, 8:23 AM
@User Synthesis does not want logic loops in the design and timing can