<@U018JM3SN2X> Synthesis does not want logic loops...
# general
f
@User Synthesis does not want logic loops in the design and timing can