what's the best practice for bias voltages on multiple fets in a cell? Should I setup voltage rails for them and connect outside the cell (to either an external voltage, on-chip converter, or Vref as appropriate)?