is that one a misunderstanding (on my part), there's a mandatory RISC-V "supervisor" core that has to go on all dies?