Hi, I am new to this channel and actually new to slack. I have 10+ experience in digital design (RTL and verification) on both FPGA and ASIC.