@User: I have called it an "all-digital PLL" but actually it is an all-digital frequency-locked loop. I can post the design files including the ngspice netlists for simulation.