Possibly a naive question, but I'm trying to understand if/why you would need Magic if you are synthesizing and autorouting a design from Verilog.