@User This chip will be pad limited as we fill up half a MPW block with maximum number of IOs in the ring. But Coriolis can typically do routing in 0.18µm with only 5 or 10% area overhead. The standard library is not area efficient yet though; I think something like 16-18 track height.